Analysis of Efficient FPGA Based Pid Controller For Dc-Dc Buck Boost Converter Using Hardware Co-Simulation Setup
DOI:
https://doi.org/10.30537/sjet.v4i2.722Keywords:
Dual input DC-DC converter, FPGA, MATLAB, Xilinx ISE design suiteAbstract
Converters are widely used in smart grid applications where multilevel dc voltage source are required in a system. There are few critical challenges in existing converters such as low efficiency, slow response time, large circuit size due to more number of switches subsequently poor quality of PWM signal. Moreover, a separate converter is required for each source used in the circuit. In this work, we proposed and analyse an efficient FPGA based PID controller using Hardware Co-simulation for DC-DC Buck Boost Converter. We have successfully integrated two different sources of energy which are being fed to the power stage. The control of this converter topology is implemented by using FPGA kits Virtex5 and Virtex7. Furthermore, efficiency of both kits is compared and analysed. The proposed converter has high efficiency, fast response time and compact size due to least number of switches as compared to conventional topology of such converters.
Downloads
Published
Issue
Section
License
Copyright (c) 2021 Sukkur IBA Journal of Emerging Technologies

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
The SJET holds the rights of all the published papers. Authors are required to transfer copyrights to journal to make sure that the paper is solely published in SJET, however, authors and readers can freely read, download, copy, distribute, print, search, or link to the full texts of its articles and to use them for any other lawful purpose.

The SJET is licensed under Creative Commons Attribution-NonCommercial 4.0 International License.







